



ZYD SYSTEM BLOCK DIAGRAM




BOM Option Table

Reference	Description
IV@	for UMA only SKU
EV@	for Discrete Graphic only SKU
SP@	special case component
*	do not stuff

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V--+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V--+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/PCH	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT	MAINON	S0
+3V	+3.3V	CLK GEN/PCH/GPU/LVDS/Mini card/Codec/card MAINON	MAINON	S0
+1.5V_SUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+3V_D	+3.3V	I/O POWER for 3.3V pins	dGPU_VRON	Discrete enable
+VGPU_CORE	+0.9V--+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+VGPU_IO	+0.9V--+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable

Thermal Follow Chart






CPU_CLK select




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus



CLK Enable





Quanta Computer Inc.
PROJECT : ZYD

Size	Document Number	Rev
	Clock Generator	3B
Date:	Tuesday, April 06, 2010	Sheet 3 of 50




AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)








AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




 Quanta Computer Inc. PROJECT : ZYD		Rev 3B
Size	Document Number AUBURNA 4/4	
Date:	Tuesday, April 06, 2010	Sheet 7 of 50

IBEX PEAK-M (LVDS, DDI)








IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)



GPU RST#



GPIO Pull-up/Pull-down




modify 1116

Integrated Clock Chip Enable	
BOARD_ID0	High = Discrete
BOARD_ID0	Low = IV
RSV_GPIO8	High = Disable
RSV_GPIO8	Low = Enable





Quanta Computer Inc.
PROJECT : ZYD

IBEX PEAK-M (POWER)





modify 1026


IBEX PEAK-M (GND)



Quanta Computer Inc.
PROJECT : ZYD





Place these Caps near So-Dimm0.



For Arrandale only designs--->Only method M1 should be enabled.
For Clarkfield only designs--->Both M1 AND M3 methods should be enabled simultaneously.
For Common Motherboard designs--->Both M1 AND M3 methods should be enabled simultaneously.


M1:PWR SMDRR_VREF
M1+:voltage divider(Default)
M3:CPU VREF_DQ_DIMM0




M1
M3


Modify 1017

Place these Caps near So-Dimm1.



For Arrandale only designs--->Only method M1 should be enabled.
For Clarksfield only designs--->Both M1 AND M3 methods should be enabled simultaneously
For Common Motherboard designs--->Both M1 AND M3 methods should be enabled simultaneously.






Quanta Computer Inc.

PROJECT : ZYD

Size	Document Number	Rev
	Madison/Park M2 PCIE I/F	3B
Date:	Tuesday, April 06, 2010	
	Sheet	16 of 50

```
1 => +VGPU_CORE
2 => +VGPU_IO
3 => +1V
4 => +1.5V_GPU
5 => +3V_D
6 => +1.8V_GPU
7 => dGPU_PWROK
```



19 VMA_DQ[63..0] VMA_DQ[63..0]
 19 VMA_DM[7..0] VMA_DM[7..0]
 19 VMA_RDQS[7..0] VMA_RDQS[7..0]
 19 VMA_WDQS[7..0] VMA_WDQS[7..0]
 19 VMA_MA[13..0] VMA_MA[13..0]
 19 VMA_BA0 VMA_BA0
 19 VMA_BA1 VMA_BA1
 19 VMA_BA2 VMA_BA2

U18C

MEMORY INTERFACE A

VMA_DQ0 C37
 VMA_DQ1 C38
 VMA_DQ2 A35
 VMA_DQ3 G32
 VMA_DQ4 G32
 VMA_DQ5 D33
 VMA_DQ6 F32
 VMA_DQ7 F32
 VMA_DQ8 D31
 VMA_DQ9 F30
 VMA_DQ10 F30
 VMA_DQ11 A30
 VMA_DQ12 F28
 VMA_DQ13 C28
 VMA_DQ14 A28
 VMA_DQ15 F28
 VMA_DQ16 D27
 VMA_DQ17 F26
 VMA_DQ18 C26
 VMA_DQ19 A26
 VMA_DQ20 F24
 VMA_DQ21 C24
 VMA_DQ22 A24
 VMA_DQ23 F24
 VMA_DQ24 C22
 VMA_DQ25 A22
 VMA_DQ26 D21
 VMA_DQ27 D21
 VMA_DQ28 A20
 VMA_DQ29 F20
 VMA_DQ30 D19
 VMA_DQ31 E18
 VMA_DQ32 C18
 VMA_DQ33 A18
 VMA_DQ34 F18
 VMA_DQ35 D17
 VMA_DQ36 A16
 VMA_DQ37 F16
 VMA_DQ38 D15
 VMA_DQ39 E14
 VMA_DQ40 F14
 VMA_DQ41 D13
 VMA_DQ42 F12
 VMA_DQ43 A12
 VMA_DQ44 D11
 VMA_DQ45 F10
 VMA_DQ46 A10
 VMA_DQ47 C10
 VMA_DQ48 G13
 VMA_DQ49 H13
 VMA_DQ50 J13
 VMA_DQ51 H11
 VMA_DQ52 G10
 VMA_DQ53 G8
 VMA_DQ54 K9
 VMA_DQ55 K10
 VMA_DQ56 G9
 VMA_DQ57 C8
 VMA_DQ58 C8
 VMA_DQ59 A6
 VMA_DQ60 C6
 VMA_DQ61 C6
 VMA_DQ62 A5
 VMA_DQ63 A5

WCKA0_0/DQMA_0
 WCKA0B_0/DQMA_1
 WCKA0_1/DQMA_2
 WCKA0B_1/DQMA_3
 WCKA1_0/DQMA_4
 WCKA1B_0/DQMA_5
 WCKA1_1/DQMA_6
 WCKA1B_1/DQMA_7

EDCA0_0/QSA_0/RDQSA_0
 EDCA0_1/QSA_1/RDQSA_1
 EDCA0_2/QSA_2/RDQSA_2
 EDCA0_3/QSA_3/RDQSA_3
 EDCA1_0/QSA_4/RDQSA_4
 EDCA1_1/QSA_5/RDQSA_5
 EDCA1_2/QSA_6/RDQSA_6
 EDCA1_3/QSA_7/RDQSA_7

DBIA0_0/QSA_0B/WQSA_0
 DBIA0_1/QSA_1B/WQSA_1
 DBIA0_2/QSA_2B/WQSA_2
 DBIA0_3/QSA_3B/WQSA_3
 DBIA1_0/QSA_4B/WQSA_4
 DBIA1_1/QSA_5B/WQSA_5
 DBIA1_2/QSA_6B/WQSA_6
 DBIA1_3/QSA_7B/WQSA_7

ADBIA0/ODT_A0
 ADBIA1/ODT_A1

CLKA0
 CLKA0B
 CLKA1
 CLKA1B

RASAB0
 RASAB1
 CASAB0
 CASAB1

CSAB0_0
 CSAB0_1
 CSAB1_0
 CSAB1_1

CKEA0
 CKEA1
 WEA0B
 WEA1B

MAA0_0/MAA_1
 MAA0_2/MAA_2
 MAA0_3/MAA_3
 MAA0_4/MAA_4
 MAA0_5/MAA_5
 MAA0_6/MAA_6
 MAA0_7/MAA_7
 MAA1_0/MAA_8
 MAA1_1/MAA_9
 MAA1_2/MAA_10
 MAA1_3/MAA_11
 MAA1_4/MAA_12
 MAA1_5/MAA_13
 MAA1_6/MAA_14
 MAA1_7/MAA_15

MEM_CALRP0
 MEM_CALRP1
 MEM_CALRP2

MEM_CALRP0
 MEM_CALRP1
 MEM_CALRP2

RSVD

G24 VMA_MA0
 J23 VMA_MA1
 H24 VMA_MA2
 J24 VMA_MA3
 H26 VMA_MA4
 J26 VMA_MA5
 H21 VMA_MA6
 G21 VMA_MA7
 H19 VMA_MA8
 H20 VMA_MA9
 L13 VMA_MA10
 G16 VMA_MA11
 J16 VMA_MA12
 H16 VMA_MA13
 J17 VMA_MA14
 H17 VMA_MA15

A32 VMA_DM0
 C32 VMA_DM1
 D23 VMA_DM2
 E22 VMA_DM3
 C14 VMA_DM4
 A14 VMA_DM5
 E10 VMA_DM6
 D9 VMA_DM7

C34 VMA_RDQS0
 D29 VMA_RDQS1
 D25 VMA_RDQS2
 E40 VMA_RDQS3
 E16 VMA_RDQS4
 E12 VMA_RDQS5
 D10 VMA_RDQS6
 D7 VMA_RDQS7

A34 VMA_WDQS0
 E30 VMA_WDQS1
 E26 VMA_WDQS2
 C20 VMA_WDQS3
 C16 VMA_WDQS4
 C12 VMA_WDQS5
 J11 VMA_WDQS6
 F8 VMA_WDQS7

J21 VMA_ODT0
 G19 VMA_ODT1
 H27 VMA_CLK0
 G27 VMA_CLK0B
 J14 VMA_CLK1
 H14 VMA_CLK1B
 K23 VMA_RAS0#
 K19 VMA_RAS1#
 K20 VMA_CAS0#
 K17 VMA_CAS1#
 K24 VMA_CS0#
 K27 VMA_CS1#
 M13 VMA_CS1#
 K16 VMA_CS1#

K21 VMA_CKE0
 J20 VMA_CKE1
 K26 VMA_WE0#
 L15 VMA_WE1#

H23 VMA_MA13
 J19 VMA_MA13

	Park	Madison
Memory interface	64 bit on channel B (channel A is NC)	128 bit
Memory Calibration	MEM_CALRP1 and MEM_CALRP1 are used and NC MEM_CALRP[0,2] signals are not connected	MEM_CALRP[0,2] signals are used and NC MEM_CALRP1 and MEM_CALRP1 are not connected

20 VMB_DQ[63..0] VMB_DQ[63..0]
 20 VMB_DM[7..0] VMB_DM[7..0]
 20 VMB_RDQS[7..0] VMB_RDQS[7..0]
 20 VMB_WDQS[7..0] VMB_WDQS[7..0]
 20 VMB_MA[13..0] VMB_MA[13..0]
 20 VMB_BA0 VMB_BA0
 20 VMB_BA1 VMB_BA1
 20 VMB_BA2 VMB_BA2

U18D

MEMORY INTERFACE B

VMB_DQ0 C6
 VMB_DQ1 C3
 VMB_DQ2 E3
 VMB_DQ3 F1
 VMB_DQ4 F1
 VMB_DQ5 F3
 VMB_DQ6 F3
 VMB_DQ7 G4
 VMB_DQ8 H5
 VMB_DQ9 H5
 VMB_DQ10 H5
 VMB_DQ11 K6
 VMB_DQ12 K5
 VMB_DQ13 L4
 VMB_DQ14 M6
 VMB_DQ15 M1
 VMB_DQ16 M3
 VMB_DQ17 M5
 VMB_DQ18 M4
 VMB_DQ19 P6
 VMB_DQ20 P6
 VMB_DQ21 T6
 VMB_DQ22 T1
 VMB_DQ23 T1
 VMB_DQ24 V6
 VMB_DQ25 V6
 VMB_DQ26 V1
 VMB_DQ27 V1
 VMB_DQ28 Y6
 VMB_DQ29 Y1
 VMB_DQ30 Y1
 VMB_DQ31 Y5
 VMB_DQ32 AAA
 VMB_DQ33 AB1
 VMB_DQ34 AB1
 VMB_DQ35 AB3
 VMB_DQ36 AB3
 VMB_DQ37 AD1
 VMB_DQ38 AD3
 VMB_DQ39 AD5
 VMB_DQ40 AF1
 VMB_DQ41 AF3
 VMB_DQ42 AFB
 VMB_DQ43 AG4
 VMB_DQ44 AHS
 VMB_DQ45 AHB
 VMB_DQ46 A44
 VMB_DQ47 AK3
 VMB_DQ48 AFB
 VMB_DQ49 AFB
 VMB_DQ50 AG7
 VMB_DQ51 AG8
 VMB_DQ52 AK9
 VMB_DQ53 AL7
 VMB_DQ54 AMB
 VMB_DQ55 AM7
 VMB_DQ56 AL4
 VMB_DQ57 AL4
 VMB_DQ58 AMB
 VMB_DQ59 AM7
 VMB_DQ60 AN4
 VMB_DQ61 AP3
 VMB_DQ62 AP3
 VMB_DQ63 APS

MAB0_0/MAB_0
 MAB0_1/MAB_1
 MAB0_2/MAB_2
 MAB0_3/MAB_3
 MAB0_4/MAB_4
 MAB0_5/MAB_5
 MAB0_6/MAB_6
 MAB0_7/MAB_7
 MAB1_0/MAB_8
 MAB1_1/MAB_9
 MAB1_2/MAB_10
 MAB1_3/MAB_11
 MAB1_4/MAB_12
 MAB1_5/MAB_13
 MAB1_6/MAB_14
 MAB1_7/MAB_15

WCKB0_0/DQMB_0
 WCKB0B_0/DQMB_1
 WCKB0_1/DQMB_2
 WCKB0B_1/DQMB_3
 WCKB1_0/DQMB_4
 WCKB1B_0/DQMB_5
 WCKB1_1/DQMB_6
 WCKB1B_1/DQMB_7

EDCB0_0/QSB_0/RDQSB_0
 EDCB0_1/QSB_1/RDQSB_1
 EDCB0_2/QSB_2/RDQSB_2
 EDCB0_3/QSB_3/RDQSB_3
 EDCB1_0/QSB_4/RDQSB_4
 EDCB1_1/QSB_5/RDQSB_5
 EDCB1_2/QSB_6/RDQSB_6
 EDCB1_3/QSB_7/RDQSB_7

ADBIB0/ODTB0
 ADBIB1/ODTB1

CLKB0
 CLKB0B
 CLKB1
 CLKB1B

RASB0
 RASB1
 CASB0
 CASB1

CSB0_0
 CSB0_1
 CSB1_0
 CSB1_1

CKEB0
 CKEB1
 WEB0B
 WEB1B

MAB0_8
 MAB1_8

P8 VMB_MA0
 T9 VMB_MA1
 T9 VMB_MA2
 N7 VMB_MA3
 N8 VMB_MA4
 N8 VMB_MA5
 L8 VMB_MA6
 L8 VMB_MA7
 Y9 VMB_MA8
 Y9 VMB_MA9
 AC9 VMB_MA10
 AC9 VMB_MA11
 Y8 VMB_MA12
 AA8 VMB_MA13
 Y8 VMB_MA14
 Y8 VMB_MA15

H1 VMB_DM0
 H1 VMB_DM1
 T3 VMB_DM2
 T5 VMB_DM3
 T5 VMB_DM4
 AF5 VMB_DM5
 AK5 VMB_DM6
 AK5 VMB_DM7

F8 VMB_RDQS0
 K3 VMB_RDQS1
 P3 VMB_RDQS2
 V3 VMB_RDQS3
 AB5 VMB_RDQS4
 AH1 VMB_RDQS5
 AB5 VMB_RDQS6
 AB5 VMB_RDQS7



G7 VMB_WDQS0
 K1 VMB_WDQS1
 P1 VMB_WDQS2
 W4 VMB_WDQS3
 AC4 VMB_WDQS4
 AH3 VMB_WDQS5
 AB3 VMB_WDQS6
 AM3 VMB_WDQS7

T7 VMB_ODT0
 W7 VMB_ODT1
 L9 VMB_CLK0
 L8 VMB_CLK0B
 AD8 VMB_CLK1
 AD7 VMB_CLK1B
 Y10 VMB_RAS0#
 Y10 VMB_RAS1#
 W10 VMB_CAS0#
 AA10 VMB_CAS1#
 P10 VMB_CS0#
 L10 VMB_CS1#
 AD10 VMB_CS1#
 AC19 VMB_CS1#


U10 VMB_CKE0
 AA11 VMB_CKE1
 N10 VMB_WE0#
 AB11 VMB_WE1#

T8 VMB_MA13
 W8 VMB_MA13

R381 EV@4.7K_4
 R56 EV@50V_4




Park, M92M Use Channel B Memory Interface Only



TOP Left


BOT Left




BOT Right

TOP Right


Group-A0 VREF




Group-A1 VREF




MEM A0 CLK




Group-A0 decoupling CAP



Group-A1 decoupling CAP




MEM A1 CLK




CHANNEL B: 512MB DDR3 (64M*16*4pcs)

18 VMB_DQ[63..0] VMB_DQ[63..0]
18 VMB_DM[7..0] VMB_DM[7..0]
18 VMB_RDOQ[7..0] VMB_RDOQ[7..0]
18 VMB_WDQ[7..0] VMB_WDQ[7..0]


QSA[7..0]
QSA[7..0]




BOT Down








TOP Down



TOP Up




BOT Up



<http://laptop=motherboard-schematic.blogspot.com/>

PIN STRAPS



Memory Aperture size

GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

Audio Table


EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by dectec
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM





DDR3 Memory Aperture size

DDR3 VRAM size




Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB	1	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB	0	1	0
			1GB	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500	2GB	0	0	1
AMD	23EY2387MA-12	AKD5LGGT700		0	1	0

Thermal Sensor






RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.


CRT(CRT)




LVDS(LDS)




LCD Power(LDS)




Hall Sensor(HSR)




Backlight Control(LDS)




CAMERA Module(CCD)




IV @ HDMI LEVEL SHIFTER




HDMI-detect




I2C




External Graphic HDMI source




ESD Protect




EMI






HDMI connector





Giga-LAN AR8151




 Quanta Computer Inc. PROJECT : ZYD		Rev
		3B
Size	Document Number	
GLAN BCM57780		
Date:	Tuesday, April 06, 2010	Sheet 26 of 50




+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA




Check LED signal. (active high or low)




MAIN SATA HDD




EE RETURN-PATH CAPACITORS




ODD (SATA)




 Quanta Computer Inc. PROJECT : ZYD		Size	Document Number	Rev
				3B
SATA-HDD/ODD/USB-ESATA		Date:	Tuesday, April 06, 2010	Sheet 29 of 50

Codec(ADO)


(CX20672-11Z for QFN)
(ADO)




Headphone




INT. MIC





EXT. MIC




Power (ADO)



Mute(ADO)




Internal Speaker(AMP)





<http://laptop-motherboard-schematic.blogspot.com/>


POWER BOARD CONN(UIF)



LED(UIF)




 <div> Quanta Computer Inc. PROJECT : ZYD </div>		Rev 3B
Size	Document Number	
POWER/MMB/LAUNCH/LED		
Date:	Tuesday, April 06, 2010	Sheet 32 of 50





Modify 1022


BLUETOOTH CONNECTOR(BTM)




USBX1(USB)





 Quanta Computer Inc. PROJECT : ZYD		Rev
		3B
Size	Document Number	USB/ BT
Date:	Tuesday, April 06, 2010	Sheet 33 of 50




CPU FAN(THM)



TOUCHPAD & Switch CONN.(TPD)











Quanta Computer Inc.
PROJECT : ZYD


Size	Document Number	Rev
	KB/FAN/TP+FP	3B
Date:	Tuesday, April 06, 2010	Sheet 34 of 50


SM_DRAMRST# signal (to system memory) to be driven high
 CKE signals (to system memory) to be driven low
 VREFDQ and VREFCA voltage (on system memory) needs to be maintained
 1.5-V power rail to system memory to be maintained.
 All other DDR3 memory interface signals are don't care during S3 state for
 memory self refresh.
 SM_DRAMPWR0K (to processor) is driven low during S3 as Processor VDDQ (1.5 V)
 is turned off with this implementation.



These isolation FETs are not required for ARD-only designs. Only CFD and common motherboard designs need to implement this circuit to meet the DDR3 VREF specification during S3.








Quanta Computer Inc.

PROJECT : ZYD

Size	Document Number	Rev
	CPU Core (ISL62882)	3B
File	Version	Sheet 39 of 50

[PWM]



$$V_{OUT} = (1 + R1/R2) * 0.75$$

Modify 1108

$$T_{ON} = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$$

$$Frequency = V_{out} / (V_{in} * T_{ON})$$

$$T_{ON} = 3.85p * 1M * 1 / (V_{in} - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

AO1718 $R_{dson} = 3 \sim 4.3m\Omega$

$$L(ripple\ current) = (19 - 1.05) * 1.05 / (1u * 272k * 19) \sim 3.64A$$

$$4.3m * 18 = R_{ILIM} * 20uA$$

$$R_{ILIM} = 3.87K \text{ --- } 3.92K$$

Aurbundale (1.05V) $R1 = 4.02K$ (CS24023F928)
Clarksfield(1.1V) $R1 = 4.75K$ (CS24753F919)




Quanta Computer Inc.

PROJECT : ZYD

Size	Document Number	Rev
	+VTT (UP6111A)	3B
Date:	Tuesday, April 06, 2010	Sheet 40 of 50





Frequency(PR220=200K) 300K

$$2 * PR128 / (PR128 + PR14) / 20 = (IL - \Delta I / 2) * R_{dson}$$

Madison VID Table


VID1		VID2			+VCC_GFX_CORE
VCORE1.2ID0	VCORE1.2ID1	VCORE1.2ID0	VCORE1.2ID1		
LOW (0)	LOW (0)	X	LOW (0)	X	1.05V
HIGH (1)	LOW (0)		LOW (0)		1.0V
LOW (0)	HIGH (1)		HIGH (1)		0.95V
HIGH (1)	HIGH (1)		HIGH (1)		0.90V

PR140 = 44.2K
PR143 = 49.9K
PR137 = 470K
PR6 = 220K

PARK XT VID Table

VID1		VID2			+VCC_GFX_CORE
VCORE1.2ID0	VCORE1.2ID1	VCORE1.2ID0	VCORE1.2ID1		
LOW (0)	LOW (0)	X	LOW (0)	X	1.12V
HIGH (1)	LOW (0)		LOW (0)		1.05V
LOW (0)	HIGH (1)		HIGH (1)		0.95V
HIGH (1)	HIGH (1)		HIGH (1)		0.90V

PR140 = 39.2K CS33922FB15
PR143 = 49.9K CS43322FB15
PR137 = 332K CS41302FB00
PR6 = 130K



[PWM]

PC124 EV@10u/10V_8

62872_PVCC2

*Short_6 PR146

+5V_GPU

PR145 EV@2.2_6

PC123 EV@10u/10V_8

PC20 EV@0.1u/50V_6

82872_AGND

PC118 100u/25V_6.3*5.8

VIN

PC117 EV@2.2n/50V_4

PC12 EV@0.1u/50V_6

93 PG_GPUIO_EN

IO_VID0

PR155 *EV@0.4

IO_VID1_R

IO_VID0_R

62872_SREF

PR43 EV@16.5K/F_6

PC30 EV@47n/16V_6

82872_AGND

PR42 EV@15K/F_6

PR154 EV@14K/F_6

PR41 EV@287K/F_6

PR156 EV@28K/F_6

PR44 EV@24K/F_6

PR152 *EV@10K/F_4

PR37 *EV@10K/F_4

PR150 EV@10K/F_4

PR149 EV@10K/F_4

PR157 EV@10K/F_6

PG_1V_EN

PG_1V_EN

62872_DL

62872_DH

62872_LX

62872_OCSET

62872_FB

PG_1V_EN

PC133 EV@2700p/50V_4

PR45 EV@100/F_6

PC129 EV@0.1u/25V_4

PR153 EV@17.4K/F_6

PR16 *EV@4.7_6

PR35 *Short_4

PR40 *Short_4

PC8 *EV@680p/50V_6

PL4 EV@2.2uH_8A

PC130 EV@560u/2.5V_6X5.7

PC135 EV@10u/10V_8

PC134 EV@0.1u/50V_6

VDDCI VID

VID1	VID0	VDDC
1	1	0.92V
1	0	0.97V
0	1	1.07V
0	0	1.12V

4.5A

+VGPU_IO

Quanta Computer Inc.

PROJECT : ZYD


Size Document Number +VGPU_IO(ISL62872)


Date: Tuesday, April 06, 2010

Sheet 44 of 50

Rev 3B


VID1	VID0	VDDC
1	1	0.92V
1	0	0.97V
0	1	1.07V
0	0	1.12V

 <div> Quanta Computer Inc. PROJECT : ZYD </div>		
Size	Document Number +VGPU_IO(ISL62872)	Rev 3B
Date:	Tuesday, April 06, 2010	Sheet 44 of 50




DCR=1.6-1.8mOhm
Load Line=7mV/A
1.6m*0.6168=0.986m
0.986m/.49K=396p
392p*2*8.87K=7.03m
OCP
20u/2*2.49K=24.9m
24.9m/0.6168=40.3m
40.3m/1.6m=25.2A


1. Level 1 Environment-related Substances should NEVER be used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.




<http://laptop-motherboard-schematic.blogspot.com/>

based on thermister SPEC
1K--->82~83



 Quanta Computer Inc. PROJECT : ZYD		Rev 3B
Date:	Tuesday, April 06, 2010	Sheet 47 of 50



Model		REV	CHANGE LIST				MODEL	ZYD	
ZYD MB		3B	<div>20100322 Page 32, delete Q25</div> <div>20100322 Page 44,45 modify PU5,PU7 footprint</div> <div>20100324 Page 44,45 change PC184,PC179,PC207,PC125,PC236,PC118,PC186 P/N to CC71004M204</div> <div>20100324 Page 43 change PC126, PC24, PC125 to CH5474KEA06(4.7uF 25V 0805)</div> <div>20100324 Page 30 change R298,R314 to 39ohm</div> <div> </div> <div>20100325 reserved EMI chock lacion for USB 1/3/11/12/8</div> <div>20100325 Page 41 change PC226 to 0805 4.7uF/25V,and add PC247 ,BOM stuff.</div> <div>20100325 Page 30 change R223,R347,C444,R252, R590 and R306 to short pad.</div>				FROM	To	
							3A	3B	
							3A	3B	
							3A	3B	
							3A	3B	
							3A	3B	
							3A	3B	
							3A	3B	
							3A	3B	
							3A	3B	
							3A	3B	
							3A	3B	
							3A	3B	
							3A	3B	
							3A	3B	